Matt Farrens
Matt Farrens
Email verificata su cs.ucdavis.edu
Titolo
Citata da
Citata da
Anno
A modified approach to data cache management
G Tyson, M Farrens, J Matthews, AR Pleszkun
Proceedings of the 28th annual international symposium on Microarchitecture …, 1995
2801995
HLS: Combining statistical and symbolic simulation to guide microprocessor designs
M Oskin, FT Chong, M Farrens
ACM SIGARCH Computer Architecture News 28 (2), 71-82, 2000
2052000
Eager writeback-a technique for improving bandwidth utilization
HHS Lee, GS Tyson, MK Farrens
Proceedings of the 33rd annual ACM/IEEE international symposium on …, 2000
1482000
Addressing system-level trimming issues in on-chip nanophotonic networks
C Nitta, M Farrens, V Akella
2011 IEEE 17th International Symposium on High Performance Computer …, 2011
1042011
Dynamic base register caching: A technique for reducing address bus width
M Farrens, A Park
ACM SIGARCH Computer Architecture News 19 (3), 128-137, 1991
1011991
Utilizing reuse information in data cache management
JA Rivers, ES Tam, GS Tyson, ES Davidson, M Farrens
Proceedings of the 12th international conference on Supercomputing, 449-456, 1998
991998
Strategies for achieving improved processor throughput
MK Farrens, AR Pleszkun
Proceedings of the 18th annual international symposium on Computer …, 1991
821991
Simultaneously reducing latency and power consumption in openflow switches
PT Congdon, P Mohapatra, M Farrens, V Akella
IEEE/ACM Transactions On Networking 22 (3), 1007-1020, 2013
792013
Branch transition rate: A new metric for improved branch classification analysis
M Haungs, P Sallee, M Farrens
Proceedings Sixth International Symposium on High-Performance Computer …, 2000
672000
Limited dual path execution
G Tyson, K Lick, M Farrens
Technical Report CSE-TR 346-97, University of Michigan, 1997
551997
A study of single-chip processor/cache organizations for large numbers of transistors
M Farrens, G Tyson, AR Pleszkun
Proceedings of 21 International Symposium on Computer Architecture, 338-347, 1994
521994
MISC: A multiple instruction stream computer
G Tyson, M Farrens, AR Pleszkun
ACM SIGMICRO Newsletter 23 (1-2), 193-196, 1992
521992
A comparision of superscalar and decoupled access/execute architectures
MK Farrens, P Ng, P Nico
Proceedings of the 26th annual International Symposium on Microarchitecture …, 1993
361993
Cache-aware affinitization on commodity multicores for high-speed network flows
V Ahuja, M Farrens, D Ghosal
2012 ACM/IEEE Symposium on Architectures for Networking and Communications …, 2012
332012
Exploiting ilp in page-based intelligent memory
M Oskin, J Hensley, D Keen, FT Chong, M Farrens, A Chopra
MICRO-32. Proceedings of the 32nd Annual ACM/IEEE International Symposium on …, 1999
331999
Improving performance of small on-chip instruction caches
MK Farrens, R Pleszkun
ACM SIGARCH Computer Architecture News 17 (3), 234-241, 1989
331989
Implementation of the pipe processor
MK Farrens, AR Pleszhun
Computer 24 (1), 65-70, 1991
321991
Address compression through base register caching
A Park, M Farrens
[1990] Proceedings of the 23rd Annual Workshop and Symposium@ m_MICRO 23 …, 1990
321990
Resilient microring resonator based photonic networks
CJ Nitta, MK Farrens, V Akella
2011 44th Annual IEEE/ACM International Symposium on Microarchitecture …, 2011
302011
Exploiting superword-level locality in multimedia extension architectures
J Shin, J Chame, MW Hall
J. Instr. Level Parallel 5, 1-28, 2003
292003
Il sistema al momento non può eseguire l'operazione. Riprova più tardi.
Articoli 1–20