Ajit Dingankar
Ajit Dingankar
Intel Corporation
Email verificata su ieee.org
TitoloCitata daAnno
Power estimation methodology for a high-level synthesis framework
S Ahuja, DA Mathaikutty, G Singh, J Stetzer, SK Shukla, A Dingankar
2009 10th International Symposium on Quality Electronic Design, 541-546, 2009
312009
Model-driven test generation for system level validation
D Mathaikutty, S Ahuja, A Dingankar, S Shukla
High Level Design Validation and Test Workshop, 2007. HLVDT 2007. IEEE …, 2007
292007
Interconnect architectural state coverage measurement methodology
P Mannava, S Park, A Dingankar, CT Chou, N Mittal, RV Mahalikudi, ...
US Patent App. 11/965,158, 2009
272009
A note on error bounds for approximation in inner product spaces
A Dingankar, IW Sandberg
Circuits, Systems and Signal Processing 15 (4), 515-518, 1996
261996
Method and system for providing multiple instances in a single multiple-instance object
KL Barrett, AT Dingankar, TN Le
US Patent 5,561,740, 1996
201996
Design fault directed test generation for microprocessor validation
DA Mathaikutty, SK Shukla, SV Kodakara, D Lilja, A Dingankar
Proceedings of the conference on Design, automation and test in Europe, 761-766, 2007
182007
Towards embedded runtime system level optimization for MPSoCs: on-chip task allocation
T Theocharides, MK Michael, M Polycarpou, A Dingankar
Proceedings of the 19th ACM Great Lakes symposium on VLSI, 121-124, 2009
152009
Optimizing thread-to-core mapping on manycore platforms with distributed Tag Directories
G Liu, T Schmidt, R Dömer, A Dingankar, D Kirkpatrick
Design Automation Conference (ASP-DAC), 2015 20th Asia and South Pacific …, 2015
142015
On applications of approximation theory to identification, control and classification
AT Dingankar
University of Texas at Austin, 1995
121995
Assertion-based modal power estimation
S Ahuja, DA Mathaikutty, S Shukla, A Dingankar
2007 Eighth International Workshop on Microprocessor Test and Verification, 3-7, 2007
112007
Network approximation of dynamical systems
AT Dingankar, IW Sandberg
Proceedings of the 1995 International Symposium on Nonlinear Theory and its …, 1995
111995
Model based test generation for microprocessor architecture validation
SV Kodakara, DA Mathaikutty, A Dingankar, S Shukla, D Lilja
20th International Conference on VLSI Design held jointly with 6th …, 2007
102007
The unreasonable effectiveness of neural network approximation
AT Dingankar
IEEE Transactions on Automatic Control 44 (11), 2043-2044, 1999
101999
The unreasonable effectiveness of neural network approximation
AT Dingankar
Systems, Man, and Cybernetics, 1997. Computational Cybernetics and …, 1997
101997
The unreasonable effectiveness of neural network approximation (SMC-1997)
AT Dingankar
Systems, Man, and Cybernetics, 1997. Computational Cybernetics and …, 0
10*
Hardware-enabled dynamic resource allocation for manycore systems using bidding-based system feedback
T Theocharides, MK Michael, M Polycarpou, A Dingankar
EURASIP Journal on Embedded Systems 2010, 3, 2010
72010
A novel system-level on-chip resource allocation method for manycore architectures
T Theocharides, MK Michael, M Polycarpou, A Dingankar
Symposium on VLSI, 2008. ISVLSI'08. IEEE Computer Society Annual, 99-104, 2008
72008
Mmv: A metamodeling based microprocessor validation environment
DA Mathaikutty, SV Kodakara, A Dingankar, SK Shukla, DJ Lilja
IEEE transactions on very large scale integration (VLSI) systems 16 (4), 339-352, 2008
72008
A Probabilistic Analysis For Fault Detectability of Code Coverage Metrics
SV Kodakara, DA Mathaikutty, A Dingankar, S Shukla, D Lilja
IEEE Micro. Test Verifi.(MTV) Work-shop, 2006
72006
MMV: Metamodeling Based Microprocessor Valiation Environment
A Dingankar, DA Mathaikutty, SV Kodakara, S Shukla, D Lilja
High-Level Design Validation and Test Workshop, 2006. Eleventh Annual IEEE …, 2006
62006
Il sistema al momento non può eseguire l'operazione. Riprova più tardi.
Articoli 1–20