‪Mateo Rendón‬ - ‪Google Scholar‬

Get my own profile

Cited by

	All	Since 2019
Citations	12	12
h-index	2	2
i10-index	0	0

0

6

3

2021202220231 5 6

Co-authors

Ramiro TacoPhD Student, University of CalabriaVerified email at dimes.unical.it
Luis Miguel Prócel MoyaUniversidad San Francisco de QuitoVerified email at usfq.edu.ec
Lionel TrojmanInstitut Supérieur d'Electronique de Paris - IsepVerified email at isep.fr
Esteban GarzónResearch Fellow, DIMES, University of CalabriaVerified email at unical.it

Mateo Rendón

Mateo Rendón

Electronics Engineer, Universidad San Francisco de Quito

Verified email at estud.usfq.edu.ec

microelectronics analog/digital integrated circuits full-custom design characterization synthesis


Title Sort by citations Sort by year Sort by title	Cited by Cited by	Year
Energy Efficient Self-Adaptive Dual Mode Logic Address Decoder K Vicuña, C Mosquera, A Musello, S Benedictis, M Rendón, E Garzón, ... Electronics 10 (9), 1052, 2021	7	2021
Performance Benchmarking of TFET and FinFET Digital Circuits from a Synthesis-Based Perspective M Rendón, C Cao, K Landázuri, E Garzón, LM Prócel, R Taco Electronics 11 (4), 632, 2022	4	2022
A 180 nm Low-Cost Operational Amplifier for IoT Applications K Vicuña, C Mosquera, M Rendón, A Musello, M Lanuzza, LM Prócel, ... 2021 IEEE Fifth Ecuador Technical Chapters Meeting (ETCM), 1-6, 2021	1	2021
Assessment of 10 nm Tunnel- FETs and FinFETs transistors for ultra-low voltage and high-speed digital circuits M Rendón, C Cao, K Landázuri, LM Prócel, L Trojman, R Taco 2021 IEEE Fifth Ecuador Technical Chapters Meeting (ETCM), 1-6, 2021		2021

The system can't perform the operation now. Try again later.

Articles 1–4