Follow
He Huang (黄河)
He Huang (黄河)
CPU Microarchitect, AMD
Verified email at amd.com - Homepage
Title
Cited by
Cited by
Year
Architecture supported synchronization-based cache coherence protocol for many-core processors
H Huang, N Yuan, W Lin, G Long, F Song, L Yu, Y Liu, L Liu, Y Zhou, X Ye, ...
CMP-MSI’08, ISCA Workshop, 2008
172008
Rainbow: Efficient Memory Race Recording with High Replay Parallelism for Relaxed Memory Model
X Qian, H Huang, B Sahelices, D Qian
High Performance Computer Architecture (HPCA), 2013 IEEE 19th International …, 2013
22013
The system can't perform the operation now. Try again later.
Articles 1–2